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ABSTRACT 
The frequency and phase of an output signal from an 
oscillator circuit are controlled with accuracy by a 
digital input word. Positive and negative alterations in 
output frequency are both provided for by translating 
all values of input words so that they are positive. The  
oscillator reference frequency is corrected only in one 
direction, by adding phase to the output frequency of 
the oscillator. 
The input control word is translated to a single alge- 
braic sign and the digital I is added thereto. The trans- 
lated input control word is then accumulated. A refer- 
ence clock signal having a frequency at an integer mul- 
tiple of the desired frequency of the output signal is 
generated. The accumulated control word i s  then coni- 
pared with a threshold level. The output signal is ad- 
justed in a single direction by dividing the frequency of 
the reference clock signal by a first integer or  by an 
integer different from the first integer. 
[571 
16 Claims, 3 Drawing Figures 
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DIGITAL NUMERICALLY CONTROLLED 
OSClLLATOR 
ORIGIN OF T H E  INVENTION 
The invention described herein was made in perfor- 
mance of work under a NASA contract and is subject to 
the provisions of Secrion 305 of the National Aeronau- 
tics and Space Act of 1958, Public Law 85-568 (72 Stat. 
435; 45 U.S.C. 2457). 
BACKGROUND OF INVENTION 
1 ,  FIELD OF INVENTION 
The present invention relates to oscillator circuits for 
phase-locked loops with digital control of the fre- 
quency. 
2. DESCRIPTION OF PRIOR ART 
Numerically controlled oscillators used in phase- 
locked loops have in the past been provided with digital 
control words in order to attempt to duplicate the exact 
frequency and phase of a noise corrupted input signal. 
Examples are set forth in U.S. Pat. Nos. 3,422,374; 
3,792,378; 3,818.345 and 4,053,8?9. 
The numerically controlled oscillators provided out- 
put clock signals at nominal center frequencies plus or 
minus an amount determined by a digital control num- 
ber or word applied as an input signal. The digital con- 
trol word was accumulated in an accumulator until 
either positive or negative overflow occurred. The 
accumulator was then reset to zero and the oscillator 
output signal either delayed or advanced in a phase 
modulator by an amount of phase corresponding to a 
single cycle of the oscillator. 
Several disadvantages occurred with these oscilla- 
tors. There was not consistent correspondence between 
the number removed from the accumulator during reset 
and the fixed phase added to or subtracted from the 
oscillator frequency in the phase modulator, resulting in 
highly undesirable noise in the phase-locked loop. Also, 
the requirement of both advancing and delaying the 
phase considerably increased the complexity of cir- 
cuitry required. Additionally, for output clock nominal 
frequencies in the range of several hundred kilohertz 
often used in space craft communication and elsewhere, 
a reference oscillator frequency in the order of approxi- 
mately fifty megahertz was required, making digital 
logic operations quite difficult to perform. 
SUMMARY O F  INVENTION 
Briefly, the present invention provides a new and 
improved digital numerically controlled oscillator for, 
and method of, controlling the frequency and phase of 
an output signal in response to an input control word 
indicating an adjustment, which may be either a positive 
or negative adjustment, to be made in the output signal. 
The input control word is then translated to a single 
algebraic sign. The translated input control word is then 
accumulated using a clock which is offset from the 
desired mean frequency value. The accumulated coil- 
trol word is then compared with a threshold level. 
When the threshold level is exceeded, the phase, and 
thus ultimately the frequency, of the output signal is 
adjusted in a single direction in response to  the trans- 
lated control word. The key simplification results from 
virtual addition of a bias so as to require only “carries”, 
and never “borrows”. 
With the present invention several advantages are 
obtained. For example, a consistent correspondence is 
2 
achieved between the phase adjustment of the output 
signal and the amount of accumulated control word 
removed. Further, prescaling of the input control word 
is allowed, as well as permitting numbers larger than the 
5 threshold to be accumulated with the proper amount of 
phase change eventually imparted to the output signal. 
BRIEF DESCRIPTION OF T H E  DRAWINGS 
FIG. 1 is a schematic electrical circuit diagram of a 
FIGS. 2 and 3 are schematic electrical circuit dia- 
grams of numerically controlled oscillators according 
to the present invention. 
15 DESCRIPTION OF‘ PREFERRED EMBODIMENT 
At the outset, it is beneficial to consider initially an 
apparatus A according to prior art (FIG. 1) .  In such an 
apparatus, a digital control word i s  provided as an input 
to a storage register 10. The digital word is transferred 
2o from the storage register 10 through an adding circuit 
12 to an accumulator register 14 which is driven hy the 
same clock signal driving the register 10. The register 
14 accumulates a digital control word which is pro-. 
vided after each addition in the adder 12 to an under- 
25 /overflow detector circuit 16 which detects when a 
positive or a negative overflow has occurred in the 
contents of register 14, exceeding a predetermined 
phase value in either a positive or negative direction. 
When a positive overflow is detected by the detector 
16, an advance in phase is indicated to be necessary to 
be applied to a reference oscillator output signal from a 
reference oscillator 18 by a phase modulator 20. Ac- 
cordingly, an advance phase signal is sent from the 
35 detector 16 to the phase modulator 20 causing the requi- 
site phase advance adjustment to be made to the refer- 
ence oscillator signal from oscillator 18. At this time, a 
reset signal is sent to the accumulator register 14, setting 
the contents of same to zero. 
Conversely, when a negative overflow is detected in 
detector 16, a delay command is provided by detector 
circuit 16 to the modulator 20, delaying the phase of the 
output signal from the oscillator 18. Again, at this time, 
the contents of the register 14 are similarly reset to zero 
’The phase modulated reference oscillator signal from 
the phase modulator 20 is furnished to a frequency 
divider circuit 22 which divides the frequency of such 
signal down by a suitable factor so that the desired 
50 reference operating frequency F is provided from fre- 
quency divider circuit 22 and furnished as a reference 
frequency signal for use i t i  a phase locked loop. 
With these types of prior art numerically controlled 
oscillators, there have been several disadvantages. First, 
55 there was not a consistent correspondence between the 
number removed from the accumulator 14 during reset 
and the fixed phase added to, or subtracted from, the 
output of reference oscillator 18 in the phase modulator 
20, resulting in highly undesirable noise in the phase- 
60 locked loop. Furthermore, since the phase had to be 
either advanced or delayed in accordance with the type 
of overflow from the register 14, the complexity o f  
circuitry required to implement such bidirectional 
phase adjustments in these prior art oscillators was 
Considering now the present invention (FIG. 2), i i  
new and improved digital nirmerically controlled oscil- 
lator 0 is set forth. In the oscillator 0, a digital control 
10 prior art numerically controlled oscillator; and 
3o 
40 
45 by means of the reset signal from the detector 16. 
65 often considerable. 
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word indicating the adjustment to be made to the refer- from the divider 50, and compensating for what might 
ence oscillator frequency output from an oscillator 30 is otherwisz be a frequency error. 
received in a register 32. The input control word re- It should be understood that the dividing integers of 
ceived in register 32 may indicate either a positive ad- K a i ~ d  K +  1 in the divider 46 are merely set forth by 
justment or advance, i.e. a negative adjustment or delay, 5 way of example and that others may be used depending 
to  be made to the reference oscillator output. ‘The con- upon the particular input control word applied to the 
tents from the register 32 are transferred to an accUmU- register 32 and scale factor applied by the scaling multi- 
lator register 34 through digital functions 36, 38, 40 and plier 38, as will be set forth below. 
52. The accumulator register 34 receives and stores The multip1exer 48 normally furnishes a digital “0” 
therein a current running total Of  digital control words 10 value furnished thereto at its A input to an adder 52 SO 
received by the register 32, as modified by the digital that the contents of the accumulator register 34 are not 
circuits 36, 38. 40 and 52. disturbed. However, when the detector 44 detects that 
The adder circuit 36 serves to translate the input the threshold has been exceeded, the multiplexer 48 
control word received at the register 32 to a single responds the signal from the detector 4 and fur- 
algebraic sign. In  this manner, the OScihtor 0 of the 15 ,,ishes a threshold signal  T TI^" present at  it B input to 
present invention thereafter ad.justs the frequency and the adder 52, thereby subtracting the threshold signal 
phase of the output signal from oscillator 30 in a single from the reg,ster 34, 
direction, that of adding phase to the output signal. oscillator 0-1 (FIG. 3) of the present invention 
Specifically, for digital input control words received at illustrates the advantages of the present invention, 
the register 32, the adder 36 translates such words to a 20 showing the simplicity of implementation of the circuit 
positive algebraic sign by adding a significant digital shown furlctionally in FIG. 2,  and how such implemen- 
“1” to the input control word; wing the convention that talion may be achieved with few integrated circuits. In 
the digital input control word received at register 32 is the apparatus 0-1 the scaling constant is restricted to a fractional number  i n  the range -. 1 to + I .  being a negative power of two, such as 2- l ,  and thresh- 
old is set to be 1.0. multiplier circuit 38 which applies a prescaling factor to I n  the oscillator 0-1, a 16 bit scaled input containing the translated input control word from the register 32. bits C2” through C2--15 is provided to a bank of sixteen The prescaling factor is one selected, as will be set forth 
the o, The output of the multiplier 38 is fur- 3u receiving the least significant bit of the scaling constant 
+bed to an adder circuit 40, whicl, adds the present C2 I z  also receives a digital “0’ at a carry input. 
contents of the accumulator reg,ster 34, by Each of the digital summing circuits 60 sums the bit 
adder 52, to the output  fronr 38, incrernenting of the scaling constant presented thereto with the pres- 
resent t h e  accumulated contents f<>r the  new oi’erating 35 for each bit in the scaling constant. For example, the 
~h~ registers 32 and 34 receive signals and summing circuit 60 receiving the scaling constant bit 
transfer output signals under c o n t r o l  of a clock signal C2 ~ adds this signal, together with a carry signal from 
which thus controls operating cycles. the next less significant bit, and with a digital signal 
The output *fthe addzr 40 for each cpcle is S2 2 from a storage accumulator register 62. The result 
to an adder 42 at a positive il iput thereof, while 40 of such addition is furnished to the storage register 62 
a threshold amount. representing the amourlt which fclr the next addition operation, and any carry signal 
must be exceeded i n  order for the phase of the resulting from such addition is provided as a carry input 
from the osciliator 30 to be adjusted, is provided ttl a to the next most significant bit adder 60, having C20and 
negative input thereof. Accordingly, the adder 42 sub- s 2  ’ as its 0 t h  inputs. 
tracts the threshold amount from the contents of the 45 I t  is to be noted that each of the bits of the input word 
accumulator register 34 to form a difference signal. The c2”  through C2-15 is shifted right by one bit, being 
difference signal from the adder 42 is provided to a ~ M e d  to the contents S2-l through s2-’6, respec- 
threshold detector circuit 44 which detects when the tivcly. Further, the register 62 carrying the most signifi- 
differerlce signal fronl the adder 42 is greater than zero. cant bit is provided with no input signal and the most 
When the detector 4 detects that the difference signa] 50 significant hit is thus made a constant digital “0”. Fi- 
from the adder 42 is greater than zero the threshold has nally, the next most significant bit S2-t is inverted by 
been exceeded, and a sigil;ll is formed in detector circuit means o f  an inverter 64 connected between the input for 
44 to activate a frequency divide courlter circuit 46 ;is the control bit C2O and the adder circuit 60. In this 
well as a multiplexer 48. manner, the most significant bit S2O of the accumulator 
The Frequency divider circuit 46 normally divides the 55 batik 62 becomes the carry logic from the bank of sum- 
output frequency from the oscillator 30 by a factor of K ming circuits 60. 
so that in conjunction with a further divide hy N circuit A threshold detector 66 thus examines the carry hit 
50, the frequency of the oscillator 30, namely o u t  of the most significant adder 60. If the detector 
(NK + 1 ) ~  F,. closely represents the desired output circuit 66 detects a ”I”, a divide by four counter portion 
frequency F.,. It is to be noted that were this 60 thereof is instructed to divide by four in frequency the 
(NK+ 1)X F,frequency from oscillator 30 continuously output frequency of a reference oscillator providing an 
divided by N K  a frequency error would exist and the output frequency of 193 F,for one cycle, thus inserting 
output of ihe divider 50 would not be at t h e  desired an extra reference oscillator period. If the detector 66 
frequency F.,. Thus. when the detector circuit 44 detects detects a “0” From the most significant adder, the out- 
that the threshold has been exceeded. the divider 46 6.5 put frequency of the oscillator 68 is divided by three. 
divides the frequency from the oscillator 30 by a differ- The divided frequency output from the detector circuit 
ent integer. namely K + 1, for one cycle, thus inserting 66 IS furnished to a divide by 64 circuit 70 which divides 
an extra refercnce oscillator p . r i i d  in the output signal the signal furnished thereto from the detector circuit 66 
The output from the adder circuit 36 is furnished to a 25 
below, based on the desired operating characteristic digital summing circuits The summing circuit 6Q 
the conterlts of the accumulator register 34 to thus rep- ent contents of a bank of accumdator registers 62, one 
4,241,308 
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in frequency by 64 to obtain an  output frequency at the 
desired rate clock frequency of F.>. 
In  the oscillator 0-1, it is to be noted that subtraction 
of the threshold from the accumulator bank 62 when it 
has been exceeded requires n o  digital circuitry, since 5 
the natural result in any binary number system of the 
type shown in FIG. 3 when an overflow occurs is to 
subtract such a threshold as long as the threshold has 
value 1. 
the present invention, an output clock frequency F, at a 
nominal frequency is provided, Further, it is to be noted 
that the oscillators of the present invention d o  not reset 
the accumulator wherl a positive or negative overflows 
occurs and then delay or advance the frequency Fs by I 5  adjusting comprises: 
the phase corresponding to a single cycle of a reference 
oscillator. With the present invention, the oscillators 0 
and o-l provide for positive and negative output fie- 
quency alterations by translating a 1 input numbers so 
that  they are positive, by 
increasing the reference oscillator frequency to be such 
that corrections in only one direction, namely adding 
phase to the rate clock F, are made. 
applied to the input, carries as output signals from the 
summing circuits 60 occur at a rate such that the effect 
of dividing hy three or dividing by four in the frequency 
divider circuits in response to the detection of an over- 
flow, followed by dividing by sixty-four in the circuits 3o for multiplying the input control word by a 
50 and 70, respectively, produces an average dividing 
ratio of 193. Thus, the reference oscillator frequencies ft,r 
of 193 F, of the oscillators 30 and 68 are precisely nu- 
merically controlled in the oscillators 0 and 0-1 of the for multiplying the input  control word by a 
present invention to yield a rate clock of F,. The present 35 
invention thus has the advantage of providing consis- 9. A method of digital numerical control of the fie- 
tent correspondence between the phase alterations in quency and phase of an from an oscillator 
the F, clock output and the numerical amount removed in response to an illput control word, comprising the 
from the accumulators 34 and 62. Further, the oscilla- steps of: 
tors of the present invention also have the advantage of 40 (a) translating the input colltrol word to a si,lgle aige- 
easily allowing prescaling and allowing numbers larger 
than the threshold to be added into the accumulators (b) accumulating the translated input  control word; 
therecrfalld the Proper a*nount of Phase change eventu- (c) sensing when a threshold amount is achieved in  
ally is still imparted to the output clock F,. accumulated input control word; 
(d) forming a reference clock signal having a free 
vention are illustrative and explanatory thereof, and quency at an integer multiple of the desired fre- 
various changes in the size, shape, materials, compo- quency of the output signal; and 
nents, circuit elements, wiring connections and (e) adjusting the frequency and phase of the output 
contacts, as well as in the details of the illustrated cir- signal in a single direction in response to the accu- 
cuitry and construction may be made without departing 50 mulated translated control word including: 
from the spirit of the invention. (1) dividing the frequency of the reference clock 
signal by a first integer; o r  
(2) dividing the frequency of the reference clock 
signal by an integer different from said first inte- 
ger in response to said step of sensing. 
10. The method ofclaim 9, wherein said step of trans- 
(1) means for dividing the frequency of the refer- 
ence clock signal by a first integer; and 
(2) means for dividing the frequency of the refer- 
ence clock signal by an integer different from 
said first integer in response to said means for 
sensing. 
2. The apparatus of claim 1, wherein said means for 
translating comPr*ses: 
means for translating the input control word to a 
3. The apparatus of claim 21 wherein the input control 
word is digital and said means for translating comprises: 
means for adding digital 1 to the input control word. 
4. The apparatus of Claim 2, Wherein said means for 
for adding phase to the Output signal. 
5. The apparatus Of claim 
means for adding a threshold level signal to the con- 
6 .  The apparatus of claim 1, wherein said means for 
(a) means for subtracting the threshold amount from 
the contents of said means for accumulating to 
thereby form a difference signal; 
(b) means for detecting when the differewe signal is 
greater than zero, said means for detecting forming 
a signal to  activate said means f a  adjusting when 
the difference signal is greater than zero. 
I t  is to be noted that in both oscillators 0 and 0-1 of 10 Positive algebraic sign. 
further including: 
tents of said means for accumulating. 
of adding ,.l,, by 20 
comprises: 
With a suitably chosen control word, such as 0.0, 25 
,. The apparatus of claim further 
prescaling factor. 
8. The apparatus of claim 7, wherein 
adding comprises: 
negative power of two. 
braic sign; 
The foregoing disciosure and description of the in- 45 
I claim: 
1. A digital numerically controlled oscillator for con- 
trolling the frequency and phase of an output signal in 
response to an input control word, comprising: 
(a) means for translating the input control word to a 
55 
,. \ ? - . '  .. ~ I~ -.,..-> : --._. --_ lating comprises: . .  single algebraic sign; 
1 rL- :---.. - - - * - - I  ^".A I^  - -.,.r.t..,_> .,I*- 
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adding a threshold level signal to the accumulated 
14. The method of claim 9, wherein said step of sens- 
(a) subtracting the threshold amount from the accu- 
(c) forming a signal to begin said step of adjusting 
when the difference signal is greater than zero. 
15. The method of claim 9, further including the step 
multiplying the input control word by a prescaling 
16. The method of claim 15, wherein said step of 
input control word. 
of: 
ing comprises: 5 
factor. 
mulated input control word to thereby form a djf- 
(b) detecting when the difference signal is greater 10 
multiplying comprises: 
power of two. 
shifting the input control word to  scale by a negative ference signal; 
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